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Class AB regulated cascode current memory 
cell 
A.H. Bratt, T. Olbrich and A.P. Dorey 
Indering terms: Switched-current circuits. Memories 
The regulated cascode cell [5] shown in Fig. 2 has been used as 
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Fig. 1 Early current memory cells 
The presented sampled-current memory cell demonstrates class 
AB operation where the bipolar input current magnitude may 
exceed twice the quiescent bias current even though full cascode 
regulation is maintained. Calculation of the necessary safety 
margin to accommodate process tolerances is shown to be 
simplified compared with the standard regulated cascode cell. 
C pldMz Introduction: Switched current (SI) signal processing has recently come of age and several interesting designs have emerged for both the basic building blocks [ I ]  and more complex designs [2]. The 
growth of SI techniques looks set to increase still further because 
the technological requirements are modest [3], requiring only a sin- 
gle polysilicon layer, and are thus ideally suited to producing ana- 
logue circuits on the periphery of digital core chips. 
Fundamental to almost any SI design is the memory cell, a 
number of which are shown in Fig. I .  The simple cell shown in 
Fig. l a  suffers badly from channel length modulation 141 which 
gives a poor output impedance of approximately l/ga (typically 
The cascoded cell of Fig. Ib improves the output resistance by 
approximately a factor of IO0 but the penalty paid is that the min- 
imum voltage at  the 110 node is at  least two threshold voltages 
plus the body effect of transistor M2, approximately 2.2V in total 
for nFET threshold voltages of 0.9V. 
Fig. 2 Regulated casrode current memory cell 
To obtain a sufficient voltage range at  the i/o node it is neces- 
sary to run M3 in the linear region of operation so that its drain- 
source voltage may be reduced to around 0.5 V. Under all input 
conditions and full process tolerance, the range of allowable 
aspect ratios for M I  is given by the following two equations: 
I M A X  
~~-sLoi~~((vmh,Ax-  ) - J ’ D s / ~ ) ~ D s ~ . , ~  
500kR for a drain current of 1OOpA). 
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The final circuit of Fig. 1 shows an opamp regulated memory KF AST ( ( VGS.wrh~ - ~ ’ T F ,  5~ ) v D S / 2 )  T.bS,w 
cell. This circuit looks superficially attractive but contains a 
number of problems which make its implementation unattractive. where the symbols have their usual meanings, I,,,,,v,,,, is the input 
Assuring stability of the opamp leads to a bandwidth for the current plus the bias current, A is the aspect ratio (W/L)  of M1 
whole circuit very much less than that for either of the two previ- and VDs,, is assumed to be constant. These bounding functions 
ous circuits. The additional complexity is also problematic for cir- are clearly a function of both fast and slow process parameters 
cuits with a large number of memory cells. which tends to  lead to extreme values of A,,N and A,,, especially 
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Fig. 3 Class AB current memory re/ /  
100.0002 99.9987 16.0 
100.0013 99.9985 15.1 
100.0027 99.9941 13.5 
Class A B  current-memory cell: The push-pull regulated cascode 
cell shown in Fig. 3 allows alteration of the bias current produced 
by the upper regulated cascode. It has the very desirable feature 
that as the current through M1 increases, the bias current supplied 
by M4 decreases. The input current range is therefore increased to 
the extent that class AB operation is easily possible. 
The current provided by the upper and lower regulated cells is 
given approximately by 
I P  = 1I.w41 = ~ P ~ ~ ~ ( ( ~ . , s P - ~ , P ) - ~ ’ D S P / ~ ) ~ D S P  (41 
1.v = I J r l  = ~ - ~ A N ( ( E ~ S , ~ - ~ . ~ . . ~ ) - ~ D S ~ / ~ ) I / D S . ~  (5) 
and their difference is the input or output current. Assuming that 
K p A p  = K,A,.,, = VrJ. VDsp = V,, the difference between 
the currents may be written as 
AI = I p - 1 ~  Y I < 7 A ( 1 / G ~ p - v ~ ~ ~ ) b ’ ~ ~  (6) 
The quiescent bias current, I,, is the current through M ,  (or Ms) 
with zero inpuuoutput current to the cell as a whole and may be 
written as 
10 = 1.v = IiA((lhS.vO-v,)-vDs.,,1/2)l.~snnl (7) 
where V,s,v, is the quiescent gate-source voltage of M1. Thus the 
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This represents a lower limit to the achievable input current 
range. With typical or fast process parameters the input current 
range is greater although I,  is also greater. One great advantage of 
this circuit is that input current range is defined almost solely by 
the slow parameter set. The aspect ratios of transistors M1 and 
M2 may be more accurately defined as a result, and the spread of 
aspect ratios necessary to accommodate process variations is 
reduced. 
Table 2 Input current range simulation results 
1 Sl:; 1 94.5 1 201.1 1 -205.2 1 Typical 135.2 238.7 -224.7 111.6 216.4 -235.6 
Performance: Table 2 shows the input current limits of the class 
AB regulated cascode cell in the limit that the IO node voltage is 
constrained to 1.5 < V,, < 3.5. 
Table 3 Sample and output simulation results 
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